Ch. 5 Flip-Flops and related Devices: Fill in the blank Flashcards
The action of ________ a FF or latch is also called resetting.
In synchronous systems, the exact times at which any output can change state are determined by a signal commonly called the ________.
If an input is activated by a signal transition, it is ________.
The ________ is the time interval immediately following the active transition of the clock signal.
The toggle mode is the mode in which a(n) ________ changes states for each clock pulse.
The asynchronous inputs are normally labeled ________ and ________, and are normally active-________ inputs.
PRE, CLR, LOW
A retriggerable one-shot has a pulse width of 10 ms; 3 ms after being triggered, another trigger pulse is applied. The resulting output pulse will be ________ mS.
An astable multivibrator is a circuit that ________.
produces a continuous output signal
Setup time specifies ________.
the minimum time for the control levels to be maintained on the inputs prior to the triggering edge of the clock in order for data to be reliably clocked into the FF
When both inputs of a J-K pulse-triggered FF are high and the clock cycles, the output will ________.
The advantage of a J-K flip-flop over an S-R FF is that ________.
it has no invalid states
The signal used to identify edge-triggered flip-flops is ________.
a triangle on the clock input
When the output of the NOR gate S-R flip-flop is Q = 0 and , the inputs are:
S = 0, R = 1
The term hold always means ________.
A gated S-R flip-flop is in the hold condition whenever ________.
the Gate Enable is HIGH and the S and R inputs are both LOW
A gated S-R flip-flop goes into the CLEAR condition when ________.
S is LOW; R is HIGH; EN is HIGH
An edge-triggered flip-flop can change states only when ________.
the trigger input changes levels
A positive edge-triggered flip-flop will accept inputs only when the clock ________.
changes from low to high
If data is brought into the J terminal and its complement to the K terminal, a J-K flip-flop operates as a(n) ________.
A flip-flop operation is described as a toggle when the result after a clock is ________.
Q and Q'change to opposite states
When the output of the NOR gate S-R flip-flop is in the HOLD state (no change), the inputs are ________.
S = 0, R = 0
The point(s) on this timing diagram where the Q output of a D latch will be HIGH is/are ________.
The inputs on a 7474 D flip-flop are S, R, D, and CLK ________ is/are synchronous.
All of the above
The key to edge-triggered sequential circuits in VHDL is the _________.
The J-K flip-flop is a standard building block of clocked (sequential) logic circuits known as a _________.
Regardless of whether you develop a description in AHDL or VHDL, the circuit's proper operation can be verified using a __________.
In VHDL, each instance of a component is given a name followed by a _________ and the name of the library primitive.
Most people would prefer to use ________ over HDL.
In Altera’s Quartus II development software, basic logic gates are found in the ________ library.
In Altera’s Quartus II development software, a 74175 shift-register would be found in the ________ library.